


10-BIT CMOS SUCCESSIVE APPROXIMATION A/D CONVERTER

The μPD7004 is a 10-bit monolithic CMOS analog-to-digital converter using the Successive Approximation Register (SAR) technique. The μPD7004 incorporates an 8-channel multiplexed analog input and full microprocessor interface to achieve a high degree of versatility. The designer has a choice of either serial or parallel output and interface to 8080 type microprocessors or advanced signal processors like the μPD7720.


FEATURES

- 8-channel multiplexed analog input
- Serial or parallel Interface
- 10-bit resolution
- Linearity: 1 LSB MAX. ($T_e = 25^\circ\text{C}$)
- Conversion time: 104 μs ($f_{CKI} = 1 \text{ MHz}$)
- Input voltage range 0 to V_{REF}
- Temperature range from -40 to +85 $^\circ\text{C}$
- Operates from single +5 volt supply (5 V $\pm 10\%$)

BLOCK DIAGRAM



CONNECTION DIAGRAM (Top View)



PIN IDENTIFICATION

Pin No.	Symbol	Parallel mode		Serial mode	
		I/O	Function	I/O	Function
1	CH ₄			Analog input CH ₄	
2	CH ₅			Analog input CH ₅	
3	CH ₆			Analog input CH ₆	
4	CH ₇			Analog input CH ₇	
5	V _{REF} ⁺			Positive reference voltage input	
6	D.GND			Digital Ground	
7	BD ₇ /SO	Output	Data bus (MSB)	Output	Serial output
8	DB ₆ /SI	Output	Data bus (2nd)	Input	Serial input
9	DB ₅ /SHIFT	Output	Data bus (3rd)	Input	First-bit select (LSB/MSB)
10	DB ₄ /SCKO	Output	Data bus (4th)	I/O	Serial clock output
11	DB ₃ /SOEN	Output	Data bus (5th)	I/O	Serial-out enable
12	DB ₂ /CODE	I/O	Data bus (6th)	Input	Code select
13	DB ₁ /DEV ₁	I/O	Data bus (7th)	Input	Division ratio set
14	DB ₀ /DEV ₀	I/O	Data bus (LSB)	Input	Division ratio set
15	D.VDD			Digital Power Supply	
16	EOC	Output		End-of-conversion signal (Active low)	
17	CLOCK	Input		Clock signal input terminal	
18	MC	Input		Mode select (H=Parallel, L=Serial)	
19	WR/STB	Input	Write signal input	Input	Address-write strobe signal
20	A ₀	Input	Control address input	Input	Internal/external serial clock select
21	RD/SCKI	Input	Read signal input	Input	Serial clock input
22	CS	Input		Chip select signal	
23	A.VDD			Analog Power Supply	
24	A.GND			Analog Ground	
25	CH ₀			Analog input CH ₀	
26	CH ₁			Analog input CH ₁	
27	CH ₂			Analog input CH ₂	
28	CH ₃			Analog input CH ₃	

Note: Connect to Digital Ground (D.GND) with Analog Ground (A.GND) externally.

Connect to Digital Power Supply (D.VDD) with Analog Power Supply (A.VDD) externally.

ABSOLUTE MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)

Supply Voltage	V_{DD}	-0.3 to +7.0	V
Input Voltage	V_I	-0.3 to $V_{DD} + 0.3$	V
Reference Voltage	V_{REF}	-0.3 to $V_{DD} + 0.3$	V
Operating Temperature	T_{opt}	-40 to +85	$^\circ\text{C}$
Storage Temperature	T_{sig}	-65 to +125	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = -40$ to $+85^\circ\text{C}$)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Test Condition
Supply Voltage	V_{DD}	4.5	5.0	5.5	V	
Reference Voltage	V_{REF}	4.0		V_{DD}	V	
Analogue Input Voltage	V_I	0.0		V_{REF}	V	
High-level Input Voltage	V_{IH}	2.4			V	
Low-level Input Voltage	V_{IL}			0.8	V	
Clock Frequency	f_{CK}	0.4		8.8	MHz	
Internal Clock Frequency	f_{CKI}	0.4	1.0	1.1	MHz	$f_{CKI} = f_{CK} \times \text{Division ratio}$
Parallel Mode (MC = High)						
Address Setup Time	t_{AW}	20			ns	$\bar{CS} \downarrow, A_0 \rightarrow WR \downarrow$
	t_{AR}	20			ns	$\bar{CS} \downarrow, A_0 \rightarrow RD \downarrow$
Address Hold Time	t_{WA}	10			ns	$WR \uparrow \rightarrow \bar{CS} \downarrow, A_0$
	t_{RA}	10			ns	$RD \uparrow \rightarrow \bar{CS} \downarrow, A_0$
WR Signal Pulse Width	t_{WW}	200			ns	
RD Signal Pulse Width	t_{RR}	200			ns	
Data Setup Time	t_{DW}	100			ns	$DB \rightarrow WR \uparrow$
Data Hold Time	t_{WD}	20			ns	$WR \uparrow \rightarrow DB$
Serial Mode 1 (MC = Low, A_0 = Low; External Serial Clock)						
EOC Hold Time	t_{HECS}	0			μs	$EOC \downarrow \rightarrow CS \downarrow$
\bar{CS} Setup Time	t_{SCSK}	1			μs	$\bar{CS} \downarrow \rightarrow SCKI \uparrow (^\circ)$
Serial Input Setup Time	t_{SIK}	160			ns	$SI \rightarrow SCKI \uparrow$
Serial Input Hold Time	t_{HKI}	100			ns	$SCKI \uparrow \rightarrow SI$
Low-level Serial Clock Pulse Width	t_{WLK}	400			ns	
High-level Serial Clock Pulse Width	t_{WHK}	400			ns	
Strobe Pulse Width	t_{WLST}	200			ns	
Strobe Hold Time	t_{HKST}	200			ns	$SCKI \uparrow \rightarrow STB \uparrow$
Chip Select Hold Time	t_{HKCS}	100			ns	$SCKI \uparrow \rightarrow CS \uparrow$

* $f_{CKI} = 1$ MHz

↑ ... Rising edge

↓ ... Falling edge


CONVERSION CHARACTERISTICS ($T_a = 25^\circ\text{C}$, $V_{DD} = V_{REF} = 5.0 \pm 0.5 \text{ V}$, $f_{CKI} = 1 \text{ MHz}$)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Test Condition
Resolution		10	10	10	Bit	$T_a = -40 \text{ to } +85^\circ\text{C}$
Total Unadjusted Error	NL			± 1.0	LSB	
Total Unadjusted Error				± 2.0	LSB	$T_a = -40 \text{ to } +85^\circ\text{C}$
Zero Scale Error				± 0.5	LSB	
Zero Scale Temperature Coefficient			2		ppm/ $^\circ\text{C}$	$T_a = -40 \text{ to } +85^\circ\text{C}$
Full Scale Error				± 0.5	LSB	
Full Scale Temperature Coefficient			2		ppm/ $^\circ\text{C}$	$T_a = -40 \text{ to } +85^\circ\text{C}$
Conversion Time	T_{CONV}	96		104	μs	Parallel Mode, Serial Mode 1
Conversion Time	T_{CONV}	104	104	104	μs	Serial Mode 2

DC CHARACTERISTICS ($V_{DD} = V_{REF} = 5.0 \pm 0.5 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$, $f_{CKI} = 1 \text{ MHz}$)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Test Condition
High-level Output Voltage	V_{OH}	3.5			V	$I_O = 1.6 \text{ mA}$
Low-level Output Voltage	V_{OL}			0.4	V	$I_O = 1.6 \text{ mA}$
Digital Input Leakage Current	I_{ID}			± 10	μA	$V_I = 0 \text{ to } V_{DD}$
Floating Output Leakage Current	I_{FO}			± 10	μA	$V_O = 0 \text{ to } V_{DD}$
Analog Input Resistance (DC)	$R_I \text{ (DC)}$		2		$M\Omega$	$V_I = 0 \text{ to } V_{DD}$
Equivalent Analog Input Impedance (*)	R_I		10		$k\Omega$	The analogue input impedance is equivalent to the series circuit between R_I and C_I .
	C_I		100		pF	
Reference Input Resistance	R_{REF}	5		50	$k\Omega$	
Power Consumption	P_d		5	15	mW	

* Equivalent Circuit



Charge or discharge current flows at the internal multiplexer switching timing. Therefore, connect a capacitor ($>0.01 \mu\text{F}$) to the analog input terminal in case the external is high.

AC CHARACTERISTICS ($V_{DD} = V_{REF} = 5 \pm 0.5$ V, $T_a = -40$ to $+85$ °C, $f_{CKI} = 1$ MHz)


Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Test Condition
Output Delay Time	t_{RD}			150	ns	$\bar{RD} \downarrow \rightarrow DB$ (Parallel Mode)
	t_{DKO}			250	ns	$\bar{SCKI} \downarrow, \bar{SCKO} \downarrow \rightarrow SO$ (Serial Mode 1, 2)
Output Floating Delay Time	t_{DF}			100	ns	$\bar{RD} \uparrow \rightarrow DB$ Floating (Parallel Mode)
	t_{FCSO}			150	ns	$\bar{CS} \uparrow \rightarrow SO$ Floating (Serial Mode 1)
Serial-out Enable Delay Time	t_{SKS}	40		200	ns	$SCKO \downarrow \rightarrow SOEN \downarrow$ (Serial Mode 2)
Serial-out Enable Delay Time	t_{HKS}	0		200	ns	$SCKO \downarrow \rightarrow SOEN \uparrow$ (Serial Mode 2)
Serial Clock Output Cycle	t_{CYK}		1/ f_{CKI}		ns	(Serial Mode 2)
High-level Serial Clock Pulse Width	t_{WHK}	400			ns	(Serial Mode 2)
Low-level Serial Clock Pulse Width	t_{WLK}	400			ns	(Serial Mode 2)
Serial Clock Rise Time	t_{rc}		20		ns	(Serial Mode 2)
Serial Clock Fall Time	t_{fc}		20		ns	(Serial Mode 2)

↑ ... Rising edge
↓ ... Falling edge


TIMING CHART

1. Parallel Mode


(1) Write Mode




(2) Read Mode



2. Serial Mode 1



3. Serial Mode 2



INTERNAL BLOCK OPERATION

1. Sequence Controller

The sequence controller controls the operation of the comparator, internal sequence of the successive approximation register, and the 3-state buffers.

The A/D conversion starts in the parallel mode when the MPX address is written, and in the serial mode when the CS signal changes to the high level.

When the A/D conversion is terminated, the sequence controller issues an end-of-conversion signal (EOC) to notify this to the external environment.

2. Successive Approximation Register

The successive approximation register sends signals to the decoder of the 10-bit D/A according to the control signals from the sequence controller and then decides to set or reset the signals for the decoder, starting with the MSB, with the help of the results from the comparator.

3. Bi Directional Shift Register

This is the register into which the contents of the successive approximation register are entered. It outputs the converted data via 3-state buffers when in the parallel mode.

In serial mode 1, it outputs the converted data from the SO terminal when the SIKI signal falls and the CS signal is low, and fetches serial data (MPX address selector data) from the SI terminal when the SCKT signal rises.

In serial mode 2, 10-bit converted data accompanied by 8-bit high data is output from the SO terminal synchronously from the falling edge of the SCKO signal.

4. Status, Address Latch

The status and address latch are 3-bit registers to latch the clock division selector ratio data, code selector data of the conversion data, and selector data for the MPX address.

It reads the data entered from the data buses (DB₀ to 7) in the parallel mode. In serial mode, it latches the division ratio selector data and code selector data specified by the multi-function terminals (DB₀/DEV₀, DB₁/DEV₁, DB₂/CODE) and also the MPX address selector data entered through the SI terminal.

However, that the MPX address is fixed at CH₇ and cannot be selected in serial mode 2.

5. Programmable Frequency Divider


The programmable frequency divider designates clock signals entered from the external circuit to one of the ratios 1/1, 1/2, 1/4, and 1/8.

OPERATING MODE

The μ PD7004, serving as an interface circuit with the microcomputer, supports two kinds of serial modes and a parallel mode.

1. Parallel Mode

The parallel mode allows a direct connection to the microprocessor data buses. Shown below is an example of the basic sequence:



The initialization designates the clock signal division ratio for the clock signal entered from the external environment and the conversion data code (2's complement/binary). Normally, initialization is performed to initialize the peripheral circuits of the microcomputer. After initialization, the data entered is held until the next initialization. Writing the MPX address into the μ PD7004 (WR signal) after the initialization makes the A/D conversion start from the rising edge of WR signal.

The A/D conversion requires f_{CK} (internal clock: $f_{CK} \times$ division ratio) to be 96 to 104 cycles. The EOC signal changes to the low level when the A/D conversion is complete to notify this to the external environment. The 10-bit converted data is read out from the μ PD7004 eight bits at a time. The low byte has valid data in its two high-order bits, followed by six "0"s in the rest (DB₈ to DB₀).


Resetting the MPX address starts the next A/D conversion, changing the EOC signal to the high level at the falling edge of WR signal.

Data Bus I/O Operation (parallel mode MC = H)

Control terminal				Operation	Serves as a data bus terminal
CS	WR	RD	A ₀		
H	X	X	X	No Operation	High-impedance State
L	H	H	X		
L	L	H	H	Initialize	Code Select, Clock Division Ratio Input
L	L	H	L	Address Set	Analogue Channel Select Data Input
L	H	L	H	High-byte Read	High-byte Data Output
L	H	L	L	Low-byte Read	Low-byte Data Output
L	L	L	X	Inhibit	-


(1) Initialize

In the parallel mode, the initialization data for the clock division ratio and the A/D conversion data code are written into the μ PD7004 through data buses.



(2) Address set

The selector data for the analog channel is written into the μ PD7004.



(3) High-byte/low-byte read

The A/D conversion data is read from the μ PD7004.


	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀
High-byte	MSB	2ND	3RD	4TH	5TH	6TH	7TH	8TH
Low-byte	9TH	LSB	L	L	L	L	L	L

EXAMPLE OF THE PARALLEL MODE INTERFACE

Fig. 1 shows an example of connecting the μ PD7004C to the μ PD780C system. As shown in the example, the parallel mode can handle connections using such basic interface circuits as microcomputer peripheral LSIs.

In this example, the μ PD780C is employed as a CPU. It is also possible to have other 8-bit CPUs connected in the same logic design, with some timing management by the wait cycle.

Fig. 1 μ PD780C/ μ PD7004C connection



2. Serial Mode

The serial mode includes serial mode 1 and serial mode 2. Described below are the functions of terminals operating in each mode.

SERIAL I/O OPERATION (Serial Mode 1, 2, MC = L)

Symbol	Pin No.	Serial Mode 1 (External Serial Clock, AG = L)		Serial Mode 2 (Signal Processor Mode, AG = H)	
		I/O	Function	I/O	Function
SO	7	Output	Serial output (three state). Data are output at the falling edge of SCKI or SCKO.		
SI	8	Input	Serial input. Data read at the rising edge of SCKI or SCKO.	Input	Connect to VDD
SHIFT	9	Input	Shift Select (H: LSB first, L: MSB first)		
SCKO	10	—	Connect to GND	Output	Serial Clock Output (= Internal Clock)
SOEN	11	—	Connect to GND	Output	Serial Output Enable (= Active Low)
CODE	12	Input	Code Select (H = 2's complement, L = Binary)		
DEV 1	13	Input	Division Ratio Setting	DEV ₁	L L H H
DEV 0	14	Input		DEV ₀	L H L H
				Division Ratio	1/1 1/2 1/4 1/8
STB	19	Input	Address strobe input MPX addresses are latched at the rising edge of STB input.	Input	Connect to GND
SCKI	21	Input	SCKI controls the shift operation of I/O interface shift register. Data are output at the falling edge, and input at the rising edge.	—	Connect to VDD
CS	22	Input	Chip select signal input. Low level of CS resets the internal sequence, and I/O interface is enabled.	Input	Internal sequence reset signal input. Sequence controller are reset at the low level of CS, and A/D conversion starts at the rising edge of CS.

Notes: 1. In serial mode 1, the following signals are strobed by the CS signal. Therefore, the input signals are ignored and the output terminals become high impedance when CS = HIGH.

Input Terminal: SI, STB, SCKI

Output Terminal: SO

2. In serial mode 2, the internal sequence reset signal (CS) specifies CHy.

2.1 Serial Mode 1


Serial mode 1 supports the serial data I/O when the \overline{CS} signal is at the low level, outputs the serial data from the falling edge of the serial clock signal (SCKI) entered from the external circuit, and fetches the serial input data at the rising edge of the SCKI signal.

If the MSB-first data is specified (SHIFT = L), the last three bits of the 10-bit serial input data for the MPX address selection contain valid data. If the LSB-first data is specified (SHIFT = H), the first three bits of the 10-bit data for the MPX address selection contain valid data. This MPX address data latch in the μ PD7004C is implemented when at the rising edge of the STB signal. The latch can also be achieved at the rising edge the \overline{CS} signal, if the STB signal is fixed at the low level.

The A/D conversion starts from the rising edge of \overline{CS} signal. The EOC signal changes to the low level at the end of the conversion to notify this to the external environment. The time required for the A/D conversion is the same as that required in the parallel mode. The EOC signal changes to the high level from the falling edge of \overline{CS} signal.

The A/D conversion is repeatedly operated when the \overline{CS} signal stays in the high-level and the EOC signal remains in the low-level.


Serial Mode 1 Timing Chart



The 3 low-order bits of the serial input data serve as channel selection data.

8th	L	L	L	L	H	H	H	H
9th	L	L	H	H	L	L	H	H
LSB	L	H	L	H	L	H	L	H
Channel	CH ₀	CH ₁	CH ₂	CH ₃	CH ₄	CH ₅	CH ₆	CH ₇


Serial Mode 1 Sequence Timing Chart



Example of the Interface with the μ PD78C06A


Fig. 2 shows an example of the interface with the μ PD78C06A

Fig. 2 μ PD7004C/ μ PD78C06A connection



μ PD78C06A contains a serial interface circuit and handles 8-bit data transfer. Therefore, the μ PD78C06A operates 8-bit data transfer twice to handle the μ PD7004C's 10-bit serial data transfer. The timing of the data transfer is shown in Fig. 3.

Fig. 3 Timing in serial mode 1 (connection with μ PD78C06A)



*1 The data entered through the SI terminal is output from SO.

*2 Channel selector data is latched at the rising edge of the CS signal when the STB signal is fixed at the low level.

Channel selector data

D ₂	L	L	L	L	H	H	H	H
D ₁	L	L	H	H	L	L	H	H
D ₀	L	H	L	H	L	H	L	H
Channel	CH ₀	CH ₁	CH ₂	CH ₃	CH ₄	CH ₅	CH ₆	CH ₇

2.2 Serial Mode 2

Serial mode 2 allows direct connection to the serial interface of the signal processor μ PD7720AC.

Shown on the right is an example of connecting principal terminals between the μ PD7004C and μ PD7720AC. Serial mode 2 differs from the other two modes. This mode cannot specify the MPX address to the μ PD7004C since the address is fixed at CH₇.


Although the data through the A/D conversion consists of 10 bits, it is followed by six bits of high data when it is output as serial data.

These six bits of high data always follow the converted data for MSB-first or LSB-first. (Refer to the Serial Mode 2 Timing Chart.)


The A/D conversion sequence starts upon the initialization. The initialization is operated by holding the CS signal at the low level for more than eight clock cycles. The A/D conversion starts when the CS signal changes to the high-level. The A/D conversion requires 104 clock pulses (f_{CK1}).

The EOC signal, as in the other modes, changes to the low level to notify the end of the conversion to the external environment. The EOC signal remains at the low level until the initialization is implemented.


The data converted and output immediately after the initialization is invalid. Valid data is available from the second output. This is because the MPX address is fixed at CH₇ for the converted data output after the initialization. The A/D conversion and the converted data output are repeatedly operated while the CS signal is in the high level. (Refer to the Serial Mode 2 Sequence Timing Chart.)



Serial Mode 2 Timing Chart



Serial Mode 2 Sequence Timing Chart




INTERFACE IN SERIAL MODE 2

In serial mode 2 direct connection can be made to the digital signal processor (μ PD7720AC) and A/D conversion, unlike the parallel mode and serial mode 1, is operated in a periodic cycle.

Signals in the interface, unlike with serial mode 1, are controlled by the μ PD7004C. Fig. 4 shows an example of connecting the μ PD7004C to the μ PD7720AC.

Fig. 4 μ PD7004C/ μ PD7720AC connection




As shown in Fig. 4, it is possible to interface with only three kinds of signal connection lines in serial mode 2. A/D conversion is operated every $104 \mu s$ cycle (where clock = 1 MHz). The converted data is output synchronously with the SOEN signal.

The μ PD7720AC's serial interface operates 16-bit data transfer, while the converted data consists of 10 bits. Therefore, 6 bits of high data automatically follow the 10 bits of converted data.

In the example above, the external sample & hold circuit (μ PC649C) is used and the whole operation is operated as a kind of pipe-line processing. The SOEN signal supplies valid data three cycles after the reset cancellation, and then supplies converted data every $104 \mu s$ after this.

PACKAGE DIMENSIONS

28PIN PLASTIC DIP (400 mil)



P28C-100-400

NOTES

- 1) Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	35.56 MAX.	1.400 MAX.
B	1.27 MAX.	0.050 MAX.
C	2.54 (T.P.)	0.100 (T.P.)
D	0.50 ^{+0.10}	0.020 ^{+0.004} _{-0.006}
F	1.1 MIN.	0.043 MIN.
G	3.5 ^{+0.3}	0.138 ^{+0.012}
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.72 MAX.	0.226 MAX.
K	10.16 (T.P.)	0.400 (T.P.)
L	8.6	0.339
M	0.25 ^{+0.03}	0.010 ^{+0.006} _{-0.003}
N	0.25	0.01
P	0.9 MIN.	0.035 MIN.

(MEMO)

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or of others.