|
|
|
Changed: |
< < |
DLC Communication UNDER RESEARCH AND CONSTRUCTION BY HONDAINFO PLEASE BE PATIENT
| > > |
DLC Communication UNDER CONSTRUCTION BY HONDAINFO
|
Changed: |
< < |
OBD0 (with 10 MHz MCU clock)
Mode: Serial communication UART mode, 187500 baud, 9 bit no parity, 1 stop
Protocol: send the byte you want to receive wait for response
Send 9 bit data to ECM.
9th bit = 0 - the first 8 bit will address the Internal RAM (0-255)
(send [START]xxxxxxxx0[STOP] to address IRAM)
9th bit = 1 - the first 8 bit will address the External RAM (0-255)
(send [START]xxxxxxxx1[STOP] to address ERAM)
ECM transmits the content of i/e RAM address
OBD1 (with 10MHz MCU clock)
Mode: Serial Communication Multiprocessor Mode, 62500 baud, 8 bit, odd parity, 1 stop
Protocol: send the byte (in different modes) you want to receive wait for response
Send byte in data transmit mode, odd parity - the first 8 bit will address the Internal RAM 0000h-00ffh
(send [START]xxxxxxxx0o[STOP])
Send byte in address transmit mode, odd parity - the first 8 bit will address the Internal RAM 0100h-01ffh
(send [START]xxxxxxxx1o[STOP])
Send byte in data transmit mode, even parity - the first 8 bit will address the Internal RAM 0200h-02ffh
(send [START]xxxxxxxx0e[STOP])
Send byte in address transmit mode, even parity - the first 8 bit will address the Internal RAM 0300h-03ffh
(send [START]xxxxxxxx1e[STOP])
Send 00 byte in data transmit mode, odd parity - If the previous address was even, the ECU sends back the high byte of the word at the previous address
(send [START]0000000001[STOP])
OBD2 (3 pin DLC) Currently there's no information :(
OTHER COMPUTERS Currently there's no information :(
| > > |
Soon...
|
Changed: |
< < |
OBD0 See table of OBD0 RAM MAPS
OBD1 See table of OBD1 RAM MAPS
OBD2 Currently there's no information :(
%META:FILEATTACHMENT{name="OBD0RAMMAPS.xls" attr="" comment="" date="1117699353" path="C:\Documents and Settings\Beci\Asztal\Honda ECU ASM\OBD0 RAM MAPS.xls" size="19456" user="hondainfo" version="1.1"}%
%META:FILEATTACHMENT{name="OBD1RAMMAPS.xls" attr="" comment="" date="1117699370" path="C:\Documents and Settings\Beci\Asztal\Honda ECU ASM\OBD1 RAM MAPS.xls" size="26624" user="hondainfo" version="1.1"}%
| > > |
Soon... |
|
Changed: |
< < |
DLC Communication UNDER CONSTRUCTION BY HONDAINFO PLEASE BE PATIENT
| > > |
DLC Communication UNDER RESEARCH AND CONSTRUCTION BY HONDAINFO PLEASE BE PATIENT |
|
Added: |
> > |
|
Changed: |
< < |
OBD0
| > > |
OBD0 (with 10 MHz MCU clock)
|
Changed: |
< < |
OBD1
| > > |
Mode: Serial communication UART mode, 187500 baud, 9 bit no parity, 1 stop
|
Changed: |
< < |
OBD2 (3 pin DLC)
| > > |
Protocol: send the byte you want to receive wait for response
|
Changed: |
< < |
OTHER COMPUTERS
| > > |
Send 9 bit data to ECM.
9th bit = 0 - the first 8 bit will address the Internal RAM (0-255)
(send [START]xxxxxxxx0[STOP] to address IRAM)
9th bit = 1 - the first 8 bit will address the External RAM (0-255)
(send [START]xxxxxxxx1[STOP] to address ERAM)
ECM transmits the content of i/e RAM address
OBD1 (with 10MHz MCU clock)
Mode: Serial Communication Multiprocessor Mode, 62500 baud, 8 bit, odd parity, 1 stop
Protocol: send the byte (in different modes) you want to receive wait for response
Send byte in data transmit mode, odd parity - the first 8 bit will address the Internal RAM 0000h-00ffh
(send [START]xxxxxxxx0o[STOP])
Send byte in address transmit mode, odd parity - the first 8 bit will address the Internal RAM 0100h-01ffh
(send [START]xxxxxxxx1o[STOP])
Send byte in data transmit mode, even parity - the first 8 bit will address the Internal RAM 0200h-02ffh
(send [START]xxxxxxxx0e[STOP])
Send byte in address transmit mode, even parity - the first 8 bit will address the Internal RAM 0300h-03ffh
(send [START]xxxxxxxx1e[STOP])
Send 00 byte in data transmit mode, odd parity - If the previous address was even, the ECU sends back the high byte of the word at the previous address
(send [START]0000000001[STOP])
OBD2 (3 pin DLC) Currently there's no information :(
OTHER COMPUTERS Currently there's no information :(
|
|
Added: |
> > |
|
Added: |
> > |
|
Changed: |
< < |
3. Application layer
| > > |
3. Application layer
|
Changed: |
< < |
OBD0
| > > |
OBD0 See table of OBD0 RAM MAPS
|
Changed: |
< < |
OBD1
| > > |
OBD1 See table of OBD1 RAM MAPS
OBD2 Currently there's no information :(
|
Changed: |
< < |
OBD2
| > > |
%META:FILEATTACHMENT{name="OBD0RAMMAPS.xls" attr="" comment="" date="1117699353" path="C:\Documents and Settings\Beci\Asztal\Honda ECU ASM\OBD0 RAM MAPS.xls" size="19456" user="hondainfo" version="1.1"}%
%META:FILEATTACHMENT{name="OBD1RAMMAPS.xls" attr="" comment="" date="1117699370" path="C:\Documents and Settings\Beci\Asztal\Honda ECU ASM\OBD1 RAM MAPS.xls" size="26624" user="hondainfo" version="1.1"}% |
|
Changed: |
< < |
1. Physical layer
| > > |
1. Physical Layer (Theoretical informations based on ISO 9141 - CARB Road Vehicles Diagnostic Systems standard)
|
Changed: |
< < |
2. Communication layer
| > > |
Signal and Communication Specifications
Honda specifies different logic levels for the Receiver
and Transmitter.
Receiver Logic Levels:
Logic “0” <= 0.3 * VBAT
0.7 * VBAT >= Logic “1”
Transmitter Logic Levels:
Logic “0” <= 0.2 * VBAT
0.8 * VBAT >= Logic “1”
A logic bit transition must be less than 10% of the total bit
time. The transition time is measured between the 80%
and 20% battery points. Bit time is defined as the time
between the 50% battery points of consecutive rising and
falling levels.
Physical Layer
CTE = Tester and Cables capacitance
COBW = On-Board Wiring capacitance
CECU = Sum of all ECU Input Capacitance
where CECU + COBW is less or equal to 7.6 nF and CTE is
less or equal to 2 nF.
The capacitance of the DLC data line with respect to GND
can be no greater than 500 pF.
2. Data Link Layer (Communication) |
|
Added: |
> > |
%META:TOPICINFO{author="hondainfo" date="1117198920" format="1.0" version="1.1"}%
%META:TOPICPARENT{name="DataLogging"}%
DLC Communication UNDER CONSTRUCTION BY HONDAINFO PLEASE BE PATIENT
1. Physical layer
2. Communication layer
OBD0
OBD1
OBD2 (3 pin DLC)
OTHER COMPUTERS
3. Application layer
OBD0
OBD1
OBD2 |
|
Copyright © 2002-present by the contributing authors. All material on this collaboration platform is the property of the contributing authors, and is covered by the Non-Commercial Share-Alike License unless explicitly stated otherwise. |
|